Development and Test of Digital Frequency Conversion Chip with Configurable Function
Article
Figures
Metrics
Preview PDF
Reference
Related
Cited by
Materials
Abstract:
In order to meet the requirement of the localization of the key components of the digital phased array radar,a digital frequency conversion chip has been developed based on the domestic technology line. The chip is composed of dual channel digital down conversion (DDC) and digital up conversion ( DUC) circuit, could exchange data with FPGA through the LVDS interface and SPI interface. In order to adapting different working situations, the working parameter of the chip, such as the extraction rate,the interpolation rate, the digital local oscillator frequency, the phase offset, the channel amplitude compensation coefficient and the filter coefficients can be modified. By modifying the phase offset of the numerically controlled oscillator( NCO) in the digital converter, the phase shift operation of the receiver and transmitter can be realized, so the TR components that are paired with the chip can cancel the phase shifter. The average power consumption of the chip is greatly reduced by the low power consumption design of the clock gating, and the power supply and the heat radiation pressure are reduced. After the chip test, the chip DDC and DUC pass band ripple <0. 05 dB, stop band attenuation >70 dBc, average power consumption <1. 2 W. The function and performance of the chip meet the application requirements of the system. It provides a new solution for the miniaturization and localization of the phased array radar.
